This paper presents a new application of modular multilevel cascaded converters (MMCC) for combined active harmonic current elimination and reactive power compensation in a power distribution line. A technique for simultaneous extracting harmonic components and reactive element in the load current is presented. A novel voltage control scheme for balancing the module intra-cluster capacitor voltages under distorted load current is incorporated. Simulation studies show the desired performance of the MMCC-based active power conditioning operating under PCC current distortion and varying load conditions.
Introduction
The development of power semiconductor switching devices and micro-electronics in recent decades has led to the widespread use of power electronic controlled equipment. Products such as variable speed drives, switch mode power supplies are familiar for domestic and industrial applications, which have brought the benefit of ease of control and improved energy efficiency. The current surge in developing renewable energy sourced generators presses the further demand for power converters. However one of the issues with power converters is their drawing of non-sinusoidal current from the utility grid. This current may consist of both low-order (i.e. 5 th , 7 th and 11 th ) and/or high-order harmonics (i.e. on the order of the converters' switching frequencies). The former will increase the winding copper losses in the transformers installed within a power network, leading to an increased heating effect and then a reduction in the equipment lifetime. High frequency current harmonics, on the other hand, will experience a higher effective resistance and decrease the conductor current transmission capability due to heating as they tend to flow near the conductor's surface due to skin effect [1] .
Traditionally, a tuned passive filter has been applied by industries to overcome the problems with harmonics. However, it has several shortcomings including the limited compensating characteristics imposed by the filter and its ineffectiveness in regulating the amount and type of harmonics it needs to compensate [2] ; for example, passive filter parameters are difficult to change dynamically in order to remove harmonics of varying frequencies [3] . To address these issues, a filtering technique through an active device or active power filter (APF) has been proposed [4] . This is largely based on a power electronic converter, with a DC link capacitor connected at its input for stabilising its operation while it is controlled to generate the current harmonics required by the load bus [5, 6] . Many well-applied DC-AC converters have been used to implement an APF and they have their own drawbacks. For example, conventional H-bridge converters suffer a high amount of voltage stress while multilevel converters can become more complex in circuitry and control for high-voltage and power applications. [7] [8] [9] [10] [11] . With its modularity, reliability and feasibility [12] , an MMC based on several units of cascaded converters is applied, in this paper, as an active power conditioner (MMCC-APC) for both harmonic current elimination and power factor control. To meet the line voltage levels with less harmonic distortion and switching losses, the MMCC-APC has four cascaded full H-bridge converters in each limb and each H-bridge has its own DC capacitor [13] .
For effective current control function a technique for simultaneous extracting harmonic components and reactive element in the load current is presented. A novel multilevel PWM scheme called carrierswapped PWM method is described which is shown to be effective for balancing the MMC intra-cluster capacitor voltages under distorted load current. The latter is necessary in this application because the current harmonics flowing through the H-bridge sub-modules lead to voltage drifts away much more significant compared to other applications such as those used in an HVDC system. A comparison between the results from using the CS-PWM and that by traditional phase shift-PWM (PS-PWM) will be made based on a current harmonics control application. This MMCC-APC is also designed to correct the system's power factor. The paper is structured by giving the MMCC-APC configuration in section 1; its harmonic extraction and control principles are described in section 2. This is followed by the MMCC PWM schemes. Simulation study and result discussions are finally presented.
MMCC-based APC System
The configuration of the MMCC-APC and its connected network is shown in Fig. 1 . This has been designed specifically to mitigate the impacts of connecting a non-linear load and a normal inductive load at Bus 2, though in reality many parallel loads would be present. To achieve this, the MMCC-APC is designed to improve the waveform quality of the current drawn from the incoming feeder which is represented by Vabc, and obtaining unity power factor simultaneously at Bus 1 which has been assigned as the point of common coupling (PCC). The MMCC configuration is also shown in Fig. 1 ; it is a three-phase star configuration where each phase arm is a chain of four cascaded H-bridge converters, referred to sub-modules (SMs). Each SM contains four transistors and a DC capacitor CDC at a nominal voltage of . So each chain can synthesize nine voltage levels (0, ±0.25 , ±0.5 , ±0.75 , ± ). With multiple modules in series each only switches at a reduced frequency, hence having low switching losses, and a high total voltage can be attained. In practice the number of SMs may be a lot higher determined by the PCC voltage magnitude and the per module DC-link voltage.
The R-L filter connected between Bus 3 and MMCC-APC is necessary for eliminating the harmonics due to converter switching and it may also represent the interfacing transformer equivalent impedance when the latter is used. The switch, SAPC, is the circuit breaker of the MMCC-APC. The harmonic and reactive currents caused by the load will be compensated by the MMCC-APC, in order that the PCC side current approximates to the ideal sinusoidal with unity power factor. The specifications of all the parameters used in a simulated specimen system are summarised in Table I .
Control Schemes
The overall control scheme for the MMCC-APC system is shown in Fig. 2 and is divided into four main parts; reference current generation, modified model-based predictive current control, SM capacitor voltage balance control and novel multilevel pulse width modulation scheme. 
MMCC reference current generation
The technique operates by firstly transforming the measured load current Iload into a synchronous rotating reference frame (SRRF) via Park transformation, taking the PCC voltage Vpcc as reference. This leads to Id and Iq given as:
where is the phase angle of PCC voltage obtained through a phase-locked loop (PLL) synchronisation scheme. Note that through the above transformation, Id and Iq, in general, will contain a set of (h -1) order harmonics where h is the order of harmonics present in Ia, Ib and Ic. It is desirable that Id and Iq only contain DC components, implying that Ia, Ib and Ic only contain the grid fundamental frequency . Therefore, the first-order Low-Pass Filter (LPF) is applied to the transformed current in order to remove its AC quantities. Its transfer function is given in Fig. 2 and the cut-off frequency 2 is chosen to be slightly lower than 2 so that the high order harmonics can be effectively eliminated. It must not be too low also so that a steady state is quickly achieved after this the system has to re-adjust its operation in response to a change in the load. component. The extracted harmonic current from phase A load current is shown in Fig. 3 . For the reactive power control, the desirable Ia, Ib and Ic should be in phase with the three phase PCC voltages and thus the q-component in (1) is taken as the reactive current reference for the converter current controller without filtering.
Modified predictive control
The predictive controller is based on the grid-connected converter's space vector equation given by
When implemented in a real digital system, a small sampling period ( ) is chosen and is expressed by
where TS is defined as the time between k th and (k+1) th samples. Since the next sampling period current ( + 1)cannot be known in advance, so it is replaced by the current reference value ( ). After substituting (4) into (3) and doing re-arrangement, the required reference voltage at the next sampling period can be derived as (5) and the completed d-q voltage equations are given as (6) .
The is regarded as the set point for the MMCC and is used for generating the PWM signals. Using this the converter reference current tracking and the corresponding PCC current after harmonic extraction are shown in Fig. 4 There is clearly a tracking error between the converter and reference currents especially when load current changes sharply, which causes the three phase PCC current being distorted. This is due to a delay stemming from the predictive controller's inherent feature, since the value of ( + 1) is set to its current value, this imposes a 1-sample delay to the control action. Also the necessary use of LPF incurs further delay. In order to compensate the delay effect, the control scheme in (5) is modified. This is done by using the reference current at (k-1) sample and comparing it with the present, the difference between the two may be obtained. The rate-of-change of this reference current is calculated. This derivative term is added to the original reference value to produce a new reference current for the compensator, as shown below. The equation shows a coefficient being used to scale the derivative. The value of needs to be carefully chosen for achieving the desired compensation effort. In this study a < 1 was found to be sufficient in all cases. Substituting the new reference current expressed by (7) into (6) the voltage reference equations are derived as (8) .
With this modified formulae the reference current tracking and the resultant PCC current as shown in Fig. 5(a) and (b) are improved significantly. 
Sub-Module capacitor voltage balancing control
The DC capacitor voltages of all modules need to be balanced, namely they should be kept within their rated levels during the operation, since some may drift away from their nominal values due to the converter switching power losses and charge and discharging pattern variations. Balancing is typically obtained by applying a module average voltage feedback control scheme as shown in (9) and (10); In this case the (4 × 3) DC capacitor voltage average value is evaluated at every sample instant as
where equals to the number of SM in each chain and VDC_avg is derived as
The resultant value VDC_avg, is applied to a PI controller with the reference voltage VDC_ref, which is determined by the nominal DC-link voltage for each SM. The output reference current signal Idc from this controller is added onto the _ to form the converter total reference current Id_ref.
Multilevel Pulse Width Modulation Schemes Phase-Shift PWM (PS-PWM)
This scheme has been widely applied for multilevel converter switching control, which relies on a number of triangle carrier signals phase delaying with each other, and the number of carriers is according to SM number in each phase lime. In this work, four H-bridge SM in one phase chain so four carriers are required. The constant angle between the individual triangle carriers is
where N is the voltage levels from 0 to positive peak and in this case, N equals to 5 and phase displaced angle is 45°. When unipolar scheme is used the carriers are compared with the 50 Hz sinusoidal reference and its 180°anti-phase part to decide PWM switching times [14] . The first carrier applied for phase A upper first SM has been highlighted for observation as shown in Fig. 6 . Though for sinusoidal application this scheme has shown being stable in maintaining sub-module capacitor voltage balance at steady-states, it cannot perform well when the converter voltage reference signal is distorted. For APC application due to the effect of generating current harmonics, the reference phase voltages are nonsinusoidal which causes significant imbalance in intra-cluster capacitor voltages' charging and discharging states. With PS-PWM implemented, the intra-cluster capacitor voltages cannot achieve natural balancing despite additional feedback control, due to the fact that the ampere-second products are non-zero, causing the capacitor voltage drifting away. The capacitor voltage, charging and discharging currents and the power fluctuations for phase A upper first SM over 4 fundamental cycles from 0.09sec to 0.17sec are shown in Fig. 7 . In the power plot, the states of charging and discharging this capacitor are counted as C0, C1…Cn and D0, D1…Dn, hence the energy charged into and discharged from the capacitor can be evaluated respectively. This evaluation enables calculation of the total energy flowing through the capacitor during this period as given below.
In this example during 0.09sec to 0.17sec for this capacitor is -156.74mJ. This results in the capacitor discharging and voltage decreasing gradually, as shown in Fig. 7 capacitor voltage wave.
Carrier Swap-PWM (CS-PWM)
A novel Carrier Swap-PWM (CS-PWM) method is developed to overcome this issue. Following PS-PWM principle this method still uses multiple triangle carrier waveforms, however instead of applying each of them in a fixed sequence cycle by cycle they are permutated one position forward at the end of each fundamental cycle. Naturally with four carrier waves in this application a complete permutation cycle takes four fundamental cycles 0.08sec, as shown in Fig. 8 . Using CS-PWM, as shown in Fig. 9 , the charging and discharging patterns for each SM capacitor in a phase limb will be changed from cycle 1 to cycle 4 and swapped between four SM DC-link capacitors. The total charging energy for the same capacitor above is recalculated as 0.90mJ which verified the effectiveness of the new method. Hence, although the capacitor voltage drops from 0.10sec to 0.12sec, along with the carrier waveform swap, its voltage will increases back to a higher value. As a result the capacitor voltage floats around its nominal value in a small range. The proposed MMCC-APC is verified through a simulation study where the APC system and corresponding control strategies are implemented via SIMULINK/MATLAB. Simulation parameters are shown in Table I ; Vpcc and the load are constitutive elements of a three phase balanced system; the former is rated 110V, 3.3KVA, 50Hz and the latter contains a three phase full bridge thyristor rectifier in parallel with a three phase R+L load of power factor 0.8.
Two different control strategies are initially investigated where one is with PS-PWM, and the other uses CS-PWM. Fig. 10 expected, the absence of waveform permutation method will lead to the DC capacitors to settle down at different voltages, and the settling time is longer than that when the method is included. The interaction between the harmonics compensation and reactive power control is also studied for a wide range of operations. To do that, another two simulation scenarios are considered; one is only with harmonics control while the other is with both harmonics control and reactive power compensation. The APC is only introduced at t = 0.06 for both cases. The former scenario is depicted in Fig. 14 and as expected, the feeder currents are lagging the PCC voltages in (a) and power factor maintains at 0.8 as shown in (b). When reactive power control is incorporated in the APC, a unity power factor can be achieved as shown in Fig. 15(a) and (b) . Also, a smooth and fast transient response for both compensations can be observed. 
Conclusion
A combination of active power filtering and reactive power control based on MMC is proposed in this paper to cope with non-linear load and inductive load complex situation. A novel carrier swap method is implemented to avoid unbalance of sub-module capacitor voltage. Meantime, the abrupt rate-ofchange on generating current harmonics is solved by modified predictive controller. The final results shows that a fast response on reactive power compensation and high quality harmonics filtering simultaneously for the system.
